Programming by Example

This is the fourth version of the book and this version now not only provides
VHDL language coverage but design methodology information as well. This
version will guide the reader through the process of creating a VHDL
design, simulating the design, synthesizing the design, placing and routing
the design, using VITAL simulation to verify the final result, and a new
technique called At-Speed debugging that provides extremely fast design
verification. The design example in this version has been updated to reflect
the new focus on the design methodology.